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SUMMARY
The laminated ferrite technology, combined with integrated MOS-bipolar
circuitry, has the potential to realize a low-power, mass random-access
memory operating at a 2.5-psec cycle time. The fabrication of the ferrite
planes by pressure-sintering yields storage planes with protruding conductors
on regular center spacings. The pressure-sintering was developed sufficiently
to produce planes with acceptable mechanical and magnetic properties if the
conductors are platinum (maximum processing temperature of 1230%). Further
development is required to lower the processing temperature to accommodate
gold conductors (melting temperatures of 1063%). The combination of p-channel
MOS devices and n-p-n bipolar transistors in the integrated address selection,
current drive, and sense circuitry results in optimum performance consistent
w th low power drain. .A 13-million-bit module, 65,536 words x 200 bits, con-
suming 20 to 25 watts is estimated to occupy 4 to 6 cubic feet. The electronics
complement of the module includes 65,536 integrated bipolar drivers, a 1024-
output-binary-tree address decoder, 200 sense amplifiers, 200 dual uni,polar
digit drivers, and a 200 x 16 digit-sense multiplex circuit. These circuits
were designed and evaluated in breadboard form. Further developments in the
areas of Large-scale integration of the electronic circuitry and mass inter-
connection techniques are required to fabricate this type of mass memory.
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1. INTRODUCTION
Laminated ferrite and integrated semiconductor are appealing technologies
to combine for the realization of a medium-speed, mass random-access memory.
The high bit-packing density and low-power operating capability of laminated
ferrite arrays are a natural match for the high-density and relatively low-power
handling characteristic of large-scale integrated .,emiconductors. The system
goals are a capacity of 10 8
 bits at a cycle time on the order of 2 µsec with
the constraints of minimum power, volume, and weight to make such a memory
practical for application to on-board data processing in spacecraft.
The work described here is a culmination of previous RCA activity with the
general goal of a mass random-access memory (Refs. 1-5). The experience of
those programs and the background of rapidly changing technology led to a
modification in approach in two important areas; the laminated ferrites were
to be fabricated utilizing pressure-sintering (Ref. 6), and the building blocks
of the integrated electronics were to be p-channel MOS transistors combined with
n-p-n bipolar transistors. Pressure-sintering was found to be a means of
forming a laminate with suitable magnetic properties while holding a tolerance
in lateral dimensions sufficient to permit automated interconnection. The MOS
transistor itself is not as capable a device for high-current or high-gain-band-
width applications as the bipolar transistor. The combination of MOS and bipolar
devices, called BIMOS, is extremely attractive for laminated ferrite electronics.
The BIMOS integrated arrays are circuits with low power drain because of their
complementary nature but with the high performance necessary for signal ampli-
fication and current driving.
The work described in this report was pursued at RCA Laboratories, Princeton,
New Jersey and at RCA Electronic Components, Somerville, New Jersey. The
Laboratories effort was "tn the Data Processing Applied Research Laboratory,
Dr. W. M. Webster, Acting Director. The work was under the supervision of
Dr. R. Shahbender. Dr. Anthony D. Robbi was the Project Engineer. Technical
Staff Members Mr. C. Wentworth, Dr. J. T. Wallmark, and Mr. J. W. Tuska con-
tributed to the program. The Electronic Components effort was in the,Technical
Programs Laboratory, Dr. Robert B. Janes, Manager. The program was supervised
by Dr. Richard W. Ahrons, Manager of Advanced Devices and Applications. The
Staff Members contributing to the program were Mr. Stanley Katz and Mr. Norman
Ditrick.
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1 1. SYSTEM M ,^ I IAN
A. Part itioning
For reasons of reliability, stack bulk, and inverconneeLion caomplexity, the
108 -JAt memory is formed From eight modules each containing 65,536 wards by 200
bits deep or 13,107,200 bits in all. Thus, the complete system would contain
approximately 1.06 x 10 8 bits with all modules "up", and 0.12 x 10 8
 bits with
one module "down''.
The 200-tilt word depth is 'chosen to keep tthe Voltages associated with word
currents moderate. To achieve wide operating margins and a high yield on
laminate fabrication, it is required to use two crossovers (digit-sense and
word conductor intersections) to store a "bit"' of information (Ref. 3). At an
estimated peak back voltage of 20 mV per crossover the word back voltage is S V.
Low system noise and a simplicity in interconnection pattern are obtained
in a word-addrksi decoding scheme incorporating word lines grounded at one end.
A one-out-of-1024 binary tree decoder is a reasonable compromise between decoder
complexity and the driving capability at the decoder input, In a module each
decoder output must drive the inputs of 64-word drivers (1024 x 64 = 65)536
words), one of which is selected by clocked power. The unselected drivers
present a capacitive loading. A block diagram of word partitl.oning of the 108-
bit system is shown in figure 1. The design of the word driver and the 1024—
output decoder are detailed in Section IV. The other decoders shown in Figure 1
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Figure 1. B4ock diagram of word-decoding subsystem-
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have not been designed; Choy are assumed to be inLel;raLed lof ie fates. The
address registers are complementary flip-Clops of the typo described in Section V
as data rogisters.
If the 200 digit/sense lines are series-conneeLed through ow. the 64 x 1024
word stack the total time delay from end to and would be roughly 2 tasee (Ref. 5).
Since the digit noise requires several delay times t;o attenuaLe .sufficiently to
detect to 1-mV signal, a segmenting of the di.p Lt/sense line is necessary. On
the other hand. high-gain sense amplifiers and detectors are by nature consumers
of power (on Lho order of lilt) mW each). A multiplex strategy has been conceived
and designed to realize reasonably short: digit/sense lines and the minimum of
200 sense amplifiers per module '
 as indicated in Figure 2. The digWsense
lines are partitioned into sixteen 4096-bit segments, serviced at their centers.
This cuts this ampAfier-to-termination delay from 1 µsec to 65 nsec, but main-
tains the desired low power dissipation in the amplifier-detectors. Section V
details the design and breadboard results on the digit/sense regeneration loop.
ERMINATIONSI ITERMINATIONS
20 40 	 12040
!TITS	 BITS
4 ADDRESS BITS
ENABLE SEGMENT
DECODER	 16
-- 200 PAIRS,--
200 BIT MULT I:, LEX
AMPLIFIER/DIGIT DRIVE
K A s
DATA REGISTER
Figure 2. Block diagram of digit/sense muZtiplex subsystem.
B. Systems Packaging and Inter:onnection
The systems packaging and interconnection method is illustrated by the
exploded view of one module shown in Figure 3. The module consists of 13,107,200
bias; i.e., 26,214,400 crossovers, arranged in a stack of 64 planes, each con-
taining 1024 words by 400 crossovers (200 bits).
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Each of the 64 planes containing; eight Ierrite arrays, 1024 word driver
circuits. and a part of the word driver clock circuit const itutes a replaceable
platic which 1s nwunted on a separate circuit hoard (Figures 4). This circuit
beard is tested independently o1 the other~ and then stacked and conne-cted to
the rest of the system.
	 Replacettxint of the board is passible by cut ting its
connect ions. removing; it. sliding  in a I resh board. and pat chins; up the con-
nections.
o
KEG S
q0
W0^0
Figure 4. Stack plane layout.
Each ferrite array, consisting of 256 x 200 crossovers, is encapsulated in
a semihermetic metal-glass epoxy enclosure using solder and epoxy for sealing
(see Figure 5). This package has been developed and tested at 100% relative
humidity and 100°C temperature for several months with voltage applied between
lines (Ref. 7). No change was observed in the isolation resistance between
lines, which is a sensitive detection method for the deleterious effect of
water vapor.
200 1a8^	 2^6 KEyS
256
o ^t-j5
ZO
Figure 5. Laminate assembly (cover removed).
ij^ WAS r ,
6
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The contacts for triterconnection to this package are made using a "piano
keyboard" construction along two edges, and a protruding tab construction at
the other two edges. The connections could be on 10- or 15-mil centers and are
joined by a solder reflow technique using; a point welder with two coplanar
electrodes for supplying the heat pulse, Replacement of a faulty array may be
made by cutting the leads, removin8 the serially connected arrays, placing new
arrays in their place, and reconnecting.
The semiconductor devices are hermetically encapsulated using a beam-lead
technique in which the semiconductor is covered by a layer of silicon nitride
or aluminum oxide with the leads of plated gold or nickel protruding; from the
strips on 10- or 15-mil centers, These tabs are directly connected to the
ferrite array package keyboards and to the vertical intraconnecting bars on the
outside of the stack.
Connections from the word-driver strips to the word-decoder circuit are
made via vertical intraconnection bars which join directly to the tabs of the
word-driver strips by the solder reflow technique. The same is true for the
word-driver clock lines.
On the opposite side of the stack the word lines are joined by a ground
connection which runs vertically between the planes.
The digit lines on the digit side of the stack are connected in series
through four planes, resulting in 4096 bits per multiplex circuit. Thus, the
terminations and the multiplex circuits repeat in 16 segments which are con-
trolled by a digit decoder selecting 1 of 16 four-plane segments. EvP-^ fourth
word plane consequently contains part of the digit multiplex ciro ­ '	 ;u
terminations, in addition to the ferrite planes and word dri-
	 ,+,s multi-
plex circuit is interconnected by vertical bars leading
	
git:-decoder
circuit which connects the main sense amplifier and
	
-;:urrent source to
the selected digit segment. From the multiplex circ^A , =rvU lines go to the
sense/regeneration circuitry.
The estimated dimensions of the ferrite array package of Figure 5 are
3 in. x 3-1/2 in. x 1/4 in. for the case of 10-mil centers. The board of
Figure 4 containing one plane has the dimensions 16 in. x 11 in. x 1/4 in. The
stack in Figure 3, assuming that the connections can be made as planned,
occupies a space of about 20 in. x 16 in. x 20 in., or 3.7 cubic feet. With
spacings of 15-mil centers the volume per module is approximately 6 cubic feet.
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1 1 1 . LAMINATE FABRICATION BY PRESSURE-SINTERING
A.
	 Introd uction
The hiring of a laminated ferrite plane causes it to shrink approximately
17% in all dimensions; the shrinkage, however, is not precisely reproducible and
may, in .fact, be nonuniform throughout n laminate. In order that intercon-
nections be made rapidly and accurately the laminate conductors must be pre-
cisely spaced. A possible solution to this problem is to employ a procedure
called pressure-sintering. Here the unfired laminate is placed between two flat
punches, or plates, and pressed during firing. The application of pressure in
this way can reduce the lateral firing shrinkage to less than 1%, thus providing
the desired dimedsional uniformity. The required volume shrinkage is obtained
by a decrease in thickness.
The electrical resistance of the conductors, particularly in large arrays,
should be very low. Gold, silver, and copper, then, would be the most obvious
candidates for conductor material. Goad is the most suitable material because
silver and copper entor the spinel structure, adversely altering the magnetic
properties. The use of pressure-sintering offers the best possibility of
obtaining satisfactory laminates using gold conductors because processing
temperatures below the melting point of gold can be used with this method.
B. Description of Apparatus
Photographs of the apparatus are shown in Figures 6 and 7. In Figure 6
the pressing chamber is open for loading; in Figure 7 the chamber is assembled
for pressing. Power is obtained from a 208-V, 30-A line through a 6-kVA power-
stat driving a 25-kVA transformer with a stepped 208-V primary providing
secondary voltages of 4 to 14 V. Normal power consumption is 3 to 4 W. The
12-ton hydraulic press is placed on the 25-kVA transformer. The powerstat is
shown mounted on the side of the transformer. It is driven by an electric motor
to provide a controlled rate of temperature rise for the sample. The pressure
chamber is gas-tight, enabling the use of vacuum or any gas as atmosphere;
usually vacuum or N 2 is used.
Figure 8 is an exploded view of the pressure-sintering furnace. The
pressing stack is identical on both sides of the sample. The cooling plate is
aluminum with 1/4-in. copper tubing brazed to it. A 5/8-in.-thick backup plate
of cold-rolled steel (not shown) is placed between the cooling plate and the
thermal barrier plate. The thermal barrier plate consists of two 1/4-in.-thick
plates of -100 mesh GGB zirconium oxide groo. The nonsticking electrical
insulating plates are 10-mil-thick phlogopite. The pressure plate is 1/2 to
1-in.-thick TZM metal. The heater is 27-mil-thick Inconel. The contact
material (if any) is placed between the pressure plate and the sample. All
plates, except the phlogopite, are fine-ground flat and parallel. The movable
seal plate is the top of the chamber and is a piston with the seal being
effected by an 0-ring.
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Figure 6. Pressure-sintering
 apparatus - chamber open.
Figure 7. Pressure-sintering
 apparatus - chamber assembled.
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The two halves of the stack between the samp
clamped together to form an integral block. This
top block is held to the piston by a bolt through
plate. The threaded hole in the top backup plate
two block assemblies can be separated slightly by
removes all pressure from the sample.
le and the cooling plate are
is shown in Figure 9. The
the piston into the top backup
can be seen in Figure 9. The
moving the piston up. This
i
9. ti,,,.mbleci	 stack.
C. Ferrite Materials
Two compositions have been used: No. 3515 and No. 47 (Ref. 2). Compo-
sition 47 (38% Fe 2 03)
 38% MgO )
 19% MnO and 5% ZnO) was used for most of the work
because it has better temperature stability and higher pulse outputs at low
driving currents. A high-temperature anneal is required to develop usable
magnetic characteristics in No. 47.
While best results with No. 3515 have been obtained using a high-temperature
anneal, work with this material has indicated a fair possibility of obtaining
satisfactory results after an anneal at temperatures below the melting point of
gold. The hysteresis loops of cores ultrasonically cut from hot-pressed con-
ductorless sheets of this material are shown in Figure 10.
D. Contact Materials
The best material used in contact with ferrite is 112- to 1-mil-thick
phlogopite sheets. Under many firing conditions this material does riot stick
at all to the ferrite; when it does stick it can be easily abraded. If abrading
is required, it should be done before annealing. No sticking of the phlogopite
11
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Figure 10. (a) Hysteresis loop of a torid of 3515 material ultrasonically
cut from a laminated sheet hot-pressed at 4000 lb/in. 2 in N2
at 1050°C for 30 minutes. He - 1.83 Oe. (b) Hysteresis loop
of the same toroid after an anneal in air at 1040°C for 24 hours
followed by 9 hours in N2 at the dame temperature. 11c - 1.35 Oe.
to the TZM was experienced. See Table I for results obtained with various con-
tact materials.
L. Pressure Plates
A good pressure plate should deform as little as possible at sintering
temperatures under the pressure used. The best materials for these plates are
tungsten carbide or TZM. The best thickness is 1/2 to 1 inch, which is a
compromise between the temperature gradient across it and its rigidity.
F. Effect of Pressure, Temperature, and Time
The effects of pressure, temperature, and time on the magnetic and mechanical
properties of cosition 3515 have been studied in detail elsewhere (Ref. 6).
The work described here has been done with relatively large-area, thin samples
of both compositions 3515 and 47. Practical engineering considerations limit
the range of parameter variation. Sintering above 1100°C causes too much sticking
and reaction with the contact material as well as softening of the pressure
blocks. Soft pressure blocks always result in extensive cracking. Proper
sintering below 1000°C requires a considerable increase in pressure and/or time.
The energy required to attain the density and proper spinel structure is much
more easily obtained through thermal than mechanical work. The best recults
have been obtained by sintering at 1000°C to 1060°C for 30 to 360 minutes at
4000 lb/in. 2 (see Figures 10 and 12).
G. Atmosphere
Nitrogen has been found to be the most suitable atmosphere; it provides
reasonabl, protection for the heaters and the pressure plates and uniformly
controls the oxidation state of the Mn and Fe. A vacuum environment leads to a
nonuniform diffusion of oxygen from the laminate resulting in density variations.
12
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TABLE I
SUMMARY OF EXPERIMENTS WITH DIFFERENT CONTACT MATERIALS
CONTACT MATERIAL COMMENTS
Dense MgO Severe reaction under sintering conditions re-
quired for laminates with sufficiently high densi-
ties to give usable magnetic properties.
Graphite No sticking or cracking; however, considerable
chemical reduction of the ferrite.
	 Low ferrite
resistivity and extensive surface fracturing
developed during a sul)sequent oxygen anneal.
Tungsten carbide Reaction is a problem.	 No reaction was observed
in a few cases,	 This indicates that the problem
could be solved.
Silicon carbide This material is extremely brittle and is prone
to crack.	 Difficulty has been experienced in
obtaining a sufficiently smooth and dense surface
to prevent mechanical sticking but it has been
done.
Molybdenum Too much reaction with ferrite, even in vacuum or
N2 atmosphere.
Tungsten Possibly usable; cannot be used in oxidizing
atmosphere.	 Some reaction with the ferrite was
observed, but insufficient work has been done to
determine its limitations.
Tantalum Severe reaction with the ferrite.
Stainless Steel Too soft at temperatures above 900°C.	 Flows
under pressure and breaks ferrite.
Iridium Some sticking.	 Probably good at thicknesses of
1/4 in.	 to 1/2 in., but expense excessive.
Muscovite Decomposes and reacts with ferrite at tempera-
tures below the ferrite sintering temperature.
Phlogopite Usable and relatively satisfactory.	 Thicknesses
less than 1/2 mil generally unsatisfactory because
of through-reaction between backup plate and
ferrite.	 Thicknesses above 5 mils avoided because
of difficulty in obtaining sufficient uniformity
in thickness over the entire area.	 A thickness
of 1 mil seems a good compromise.
13
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H. Anneal
An anneal is usually required to attain good hysteresis squareness.
Composition 47 requires an anneal at temperatures above the melting point of
gold. Figure 11 shows the hysteresis loop of a toroid of pressure-sintered
No. 47 material annealed in CO2 at 1260` C. No loop was evident prior to the
annc-a 1.
war• n ^rw
memo
INEM16_
'figure 11. Hysteresis Loop of a toroid of 47 material pressed at
4000 lb/in. for 2 hours in N2 at 1000°C, annealed in
CO2 at 1260 0C for 10-1 12
 houre, cooled in H2
 from 115006'
to room temperature. He - 1.25 Oe.
Good loops have been obtained from Composition 3515 annealed at 1040°C for
24 hours in N 2 , then followed by a 9-hour soak in N 2 and cooled in N2. See
Figure 10(b). Composition 3515 shows some promise of providing a usable lami-
nate even when no anneal is used, as seen in the hysteresis loop of Figure 12(a).
There is a possibility of attaining suitable pulse performance. As shown in
Figure 12(b), the anneal caused a substantial improvement in performance.
Composition 3515, then, offers the possibility of obtaining magnetically good
laminates using solid gold conductors, thus substantialiy reducing the conductor
resistance and achieving a transmission line closer to an ideal distortionless
line.
wss^
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(b)
Figure 12. (a) Hysteresis loop of a toroid of 3515 material ultra-
sonieaZ ly cut from a laminated sheet hot-pressed at
4000 Zb/in. 2 at 1060'C in N2 for 3 hours. He = 1.87 Oe.
(b) Hysteresis loop of the same toroid after an anneal in air
air at 1150°C for 24 hours followed by 9 hours in .N 2 at
the scone temperature. Nc = 1.03 Oe.
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I. Conductors
Must of the conductor-containing lmminates have been mNde by filling grooves
in the ferrite with platinum powder; some- palladium powder has also been used.
Sufficient work has been done on the use of solid conductors to show that
this would be it feasible process. Arrays of 64 x 64 solid gold conductors have
been embedded into n ferrite memory plane, which was pressure -sintered. A
radiograph of such an array is shown in Figure 13. The areas of different
contrast are due to multiple exposure of the x rays necessitated by the sample-
handling capabilities of the x-ray machine. The conductors were not stretched
during the embedding process resulting in the nonuniform spacing evident it.
Figure 13. Several of these planes have been made and pressure-sintered but all
had back-to-front short circuits; so they were not magnetically tested. A
256 x 100 plane has been fabricated using 1-mil x 6-mil beryllium-copper
conductors formed as an integral part of a heavy frame of the satne material.
The beryllium-copper conductors would not stand the firing temperatures, but
handling techniques such as stretching (luring the conductor-embedding and ferrite-
launching process have been worked out successfully using these arrays.
^ ^ I I I ^ ^ ^ ^ ^ 111 I I 1111111111 ! I I I I I I 1111 ^ ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ^ ^ ^ ' ^ ' ' 1 ' ' '
-	 i
1 1 1 1 1 1I ^^^^^^ I l l l l l l l l l i l l l l l l l
Figure 13. radiograph of pressed laminate containing solid gold
conductors on 15-mil centers.
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The pulse program used in tooting the laminates is of a two crossovers-
per-bit, unipolar digit type (Refs. 4, 5). The number of , diNLurb pulses, boLl
before and after writing, is 50. The digit/sense pairs and the word lines are
tat-end grounded. The drive current characteristics are given in Table II,
TABLE II
DRIVE CURRENT CHARACTERISTICS
Current
Amplitude
(MA)
Pulse Width
(nsec)
Rise Time
(nose)
Iread 100 400 120
Iwrite 50 400 120
1digit 18 500 50
The samples listed in Table III all were driven by the above pulse program.
The average signal output of each sample is given. Good results were obtained
with Composition 47, which at best duplicated signal amplitudes obtained from _4
conventionally fired laminate.
TABLE III
OUTPUT SIGNAL FROM DIFFERENT SAMPLES
Sample Number Sim )l Comments
7-64 (conventional) 2.9 Reference
42-61-47
	
(hot: press) 2.7 ± 10% Best hot press
42-73-47-1 1.9 Fair
42-81-47 - 1 2.3 Fair	 No. 47
42-84-47-1 0.3 Bad Material42-83-47-1 2.5 Good
42 - 88 -47-1 1.2 Poor
42-86-47-1 0.7 Bad
42-89-47-1 1.25 Poor
42-100-47-1 0.3 Bad
42- 92-15-1 0.5 Bad	 No. 3515
42-97-15-1 0.3 Bad	 Material
All samples were tested under identical drive conditions.
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K. Details of Pressure-Sintered Laminates
The above results and conclusions are abSLrnCLed from a large body of
experimental work. The scope of Lhat work is indicated in Table IV )
 which
summarizes the data for all the pressure-sintered samples.
17
w r	 77.
L 
Affii
, k'#
►;
q
p.
ro,
0
+3 pp M ,^ aF7
41 r/
N
N ua+
LA
tj
93
40
4) d
yy
P.	 .
qqt^
Q
y4
Fi 10 .+
yu	 L1 y+
H N N N
rro
N mroy cuU t0
FHpIO
al O K) N N M q • U
•
'U q
y
M a
n •: a t^ u u u m q 1u n a ro o r
a ai " m u "^ o u :: a
ro
uu ^'a m ro •,.^ n.N ea N roN roN roq m a.^ a aO a 0 O N b T1 N +{^ 0 A U U ^ N p NV
u 4Ni N u u A A F Nr MUroq ► N q .^yy^g u° '.^.V
u W 'u N ^ b W' W W
m yf i Pa N $ H a M M. 7iG,
w
n
1 N
N
0
n 93
q
a>D D•
M
„at
W O
6D
q
N
N
A O
r 00 a A a a,} DO 10 ,4 CO OD ,1 N m rrl 1tpp,G y.M93 p
+.+
oO t0 1 .Y ,14 m ,r
ru
R
,+
q
9:
q
4M
u u w u rop
w
q
.+
q
r+ 1>d url Ua A.1a 14 Y +.^ .+k $ roro rl rl .+ m	 . qa u10 u x q u u u ry u u u A ru a a d b +.+ ro
N r^N u N,til r^.SG 0 y +.1 	 yN NA MN Mu rl{J .1L .1L !A O00 O N yy?4 q q N
IA M U N u to N N N U U O
d
.X .GyN O ? Nyy +N
yg yg O {Oi 1 u N yg O+.q +C
yg u Vi
O	 C{"or MP
4a iZ W
D
W W
O
W
O
y z U
.
W
0
X
0
z
0
z Vr N
G
to P1. W W 8 al ra Ne's+
w 10
q d M 0 M 111 r-1	 N H N M a) M a) M y M d M N M 0 M N "1 0 10 M m M m
N
N+r/
M M
mMN u m N u IV4N U mHN u H m riN u m r/+l u mMN	 t1
'
m M
N u
mM
N u
CO M
N u
M
N U
 roM
N u
M
0
mN U roMN u 10M r0M b MM M 'UM 10W
rrf a)	 fL O >1 0 T O D, O D1 rl
^
0	 P., O T O 0 A 0 ^ 0 T 0 t, 0 T ,G O n O >1 0X Oq 0 ^-4 ^ a N u u U u u u u N u N U u u N u N U N t) N U N u u U N u
q q
^y tNyP i'f
r,q
N N
Op
sJp
N
•D 1^NH PA0 N O O 9 O Q O O O O ^,0 O	 O ,O A D
O C G G G a 0 q C q N M M a q C q q a N O N0 q	 q N O N OW !. W M MMMM M1-4 4	 -1
^--
a
zN
"a
m w a s
a	
^o 0 0g u a,
+rl	 N aa) oIll bd ro10 & roN 10m 'a4) '0W 0	 a) '0W 'aW bd
'o
d
v
d
o
61 NN N N N H N N N N N O N N N H N N N M M M	 N M M
pa
y tl1 1 ba) N O ton 9 p O Uq) N N N q N NN O N4) G a
00
O W O
gCgq
O 0 O O O N m O N O O Oq O b'
Z21
IV
a^a^a^ag a
G^ q ^ a^ a^
q^ ,N+ c^ w a ^ 00 wu
U U W
rl
m
1
pyp w
p
N
i11
N
+14
N
r^
N
+P4 r-Im N+rl H+rl N+ri N+rl u N+rl um NZ N"1 NZ N'^. N`^+ Nz N Nx x N nl`/+
a
m m m to i14 m 10 m m m > m
N u
.(e1' In In 1„ Q In to 4 1'ti LA In U+ oC o,O to 0 0 0 0 0 01M-I [1 +pv •O
^i' .t .t h°'t C1 °'1	 Nf N °'ff
°dp+ V o°o 101, I°n °W t^ Qw t°n o O° O O O °Op O O O O O O Od o H O O M O M O N O O O O O O O O O M O D p(-1 +..^ M M M M M M M M M M M M M M M M M r-t	 1-1 M N
q' GA
WN
-H 0 pp (7 Qp nb po 1°+1 M W ,°O ,°O 1°"1	 P°'1V) 1 p O O O O C O O M In M I't 1"'+ t*^
N1U AVW M
In Ln may' M en M M f`'1 M M f"1 rq	 In
.1
q C q C G
a1
G C
GJ N
C
d
.d N
N
+,1	 N
N
aJ N
a)
ul
+i N
111
In
U
N
N
a)
1n G G
N	
G G G
cp o 0 0 0 0 0 c a o a oqC^ w o a o a 
0
o ^+t'
,qo 0 0 0 0 0 0C a q a q C q W. ,, ,^I ,qEI ,gW I q q C	 q q C
ISO W
W
F6
N	 N	 N	 N N N PI fti N N N N N N N N N N N N N
I d w7' d' I I -7 +7 'A
%
'A
%
.7
X
Y
X
17
k
1t
k
11'
% 'Al
	 I
 
X
I
k
I 
a N
N	 NfA
%h kh Xh %f kh %h Y,h Xh %h %h h h h h h h h h	 t` h h
W	 v r-1 M M M r-1 r1 M M rt M M M 11 M M M M H	 '-f N r-1
Q) a) 0)	 J a) U
rdN m O O00 O O1Y1 peo a q q
N
N
a
N
N
ar v
N
W
a)
C
v
N
rI
a
N
+A
a
N	 N
+,/	 +,l
a	 a,
N
+.1
a
I
+r1
au v v
N b
v
o 0 M o ,a N o 0 0	 0 o eis
+ml W N Qt N N .G N	 rt U +H G rl q M U	 ,i C r-i N N ^0 00 M O OV. N yp 0 N O rJ O C. 00 .0 r1 A .i d M N +,1 A n-+	 v O DO
°
O O 0	 O
I"q
aai aa)
O q O -a10 a10 Lmi 'CJ m Mr1 1NV u am+ 1m.1	 iU+ +Mri w i+ Lm+ 7 .MG x x McU Wq q p O W O W M M C) H U W U W 0 W 11 W U W N O N f11 M P,	 a a a
M N M .? 1n ,O h W O, O M N M 17 v1 ,O h JO	 0+ C raQ M M r-1 M M M rd M N M N N
z b
0
H
A
ZO
U
paq ^
H W
Q
18
r-4
OJ 0
ar
^ ^ ^q d ^ u run d
44 104
r
u
b
.
u
tltl
0O
yy
rl U OJ x
V 01
u
NO
u r'J	 rri
a	 Ru
N .. btu ro 9
w
x z 0 A
N
w g
d
s1 'w
N
p u u a ro w  o ° . "
y
+ n	 S
N ro ro N
.0 d Oro roro 'AO x V^^ r^^ r^ U rR p^ o °^ r-i
"^ O g
c q d N H z ru V. a iJ 41 $ cU ONi 0p0 Jy4 ,tGy
	 Op
c
,, M H
a
C N
$
V
a
U
u "
u U ON
	
01
roa
O
a.a ro
O1	 '
mm
O u E^. N	 to
`aNQU v
U b^
'u
au
'uN
ro
N yoO
$
^}y.
o Q c	 ro
1+
o o
-0°
O4 ro p ro 0 a 'oo
	
w	 Gy^
u-X a U u 41 f N NN 4{ z z 01 O . y W 
"1
.fE	 O
u
 m"v v a d ON ^ ,-psi m N +0, NO
	
.0z
H N H	 ,^ p H ropdi O O' u ru p 00 pQ a f^. N w a b u "V 0!U V
y u U 01o1
.
0 N00 01u
^pCb	 . .O	 01N u N	 01u N aOJ N01 O
^+7 r
m 10	 0u 10 m NA .	 r4Do	 H	 b00 •.1a0, .1tp5
00 '1m A.0 A
r.1ao
H
01u ,u'
1r1a bo m
ra A01 au o
u01y '^y1'
U N
df u.
11
.+
.'^	
•V Ol
rl u
d
`^
01 b+
u	 itl
d
u ri
01
a ro
a	 0!	 01
'n u c u	
v
G a .G oo A	 o0 r1L N 00 Fr {-. a H C^ ru u .lL N ^ W. N Ln O
,
00
#AAIf u
u 
rr0yyl^
N
N
N
N
}0ry
N W W Ot	 64 u CL w ro' N N z W w w P+ U W u N WO ^SW z x
dr
u v ro ro ro ro ro v ro v ro v ro v
}_
ro
u 3 u
a
u
q v	 U	 ro
N yl
N .^
...
0 HOO NO
r-1O r-1O NOA
NO r-1OA
r•1O
r-iO NOA
r-IOA
HO
a
0J01
0101 V01
0101
N	 e	 r-.O	 O
a s
a
A A A a A x A A N
u
N
a
N
u
N
u
A	 A
..al rG .HCjN. .NC zN
N
x
N
rC '^Ni
H	 {^	 N
x	 z.O zN .0 zN
u
.0 zN
N
x
u
x^+	 r NG zN.0 r0
N r-1
ro
O rl
~
O N O N
~ C u
01 A g
N .-1
V u O
O r-1
u
O r
!4
c
ut u
O r4
L) i0°!
O r-1
U t0°!
O rd
U
O N
V ou
O r-1
0 V
N N
8 
O 1
CJN q
u
U V
0 
uU U V G 0 O u U a	 U u U
W No
V
y{
NO NON
q a e
N^
a a e	
N
NO
o
NrN1 ^1
a	
N
NO
e
NL^
e
N^
e	
N
NO
e	
^yNM^.1 O
O	 e	
N	 ^y
a	 NONO
V ^+ U
N U N U ri U r-I U rl U 1 •1 U r-1 U U r-1 U r-1 U r1 U N U
0 .ui^' v daa! ro ro ro ro gd ro ro ^u a v q a ro ro	 rorn0(, uHy y Hu 0O N
H w
u 7 r4 r-. L 01u uO N
aru uD
a,u uO
vu uO
^+
N 01
a,
u u
ar
u uO N
u arN
.'^
^°N
r'1 9 N
oa1
r	 N4 r1
outNN
arL uO
a,^o	 vL u
	
N u uO	 O
10 Wboo a O N r-1	 Na/oala, aa1 aa^ Nav Nam wN O Nas am N N•rIN
y
roa rou Oa
..1
oa Na01 N	 ,aNroyaa^
w k o 4j
aJ ^, u ++ iti a u
~ °" w
a a I^ a Mo a a a u .	 a1	 ++
N 11yy
U N wv N Nz Nx Nx Nz Nz 214 Nz Nz Nx N Nz; N Nz Nx Nz Nz N	 N	 Nz	 x
dar4
^ $q ^c O O O cc O O O p O O O
>C O O O O O O O	 O	 O,'s'.r F •dP ?N co11 OM ^-J' T.-I N1-1 N N OM v'N M m m M f1 M {'f	 M	 Q,
v
O
k^ V O O r^ O M O ,D N N O
pp
d Ln O ,ND 00 N N ,O ^	 O01 e
H v
O
1.4
O
-1
O, O C7
r 1
	 -1
O O
O -^
O
r+
O
r-1
O
H
O
r I
O
r-1
O
N
O
rl
O
e-+
O
rl
O
1
O
-1
O
r-1
O	 O	 O
v 1	 -^	 N
01 tV
u a O O O O O O O O O O O O O O O O O O	 O	 ONM
V) s
V1
m
V1
.M7
V1
m
Ln
m
O
0
O O O OY OIn Ov, OLn OLn Mn OV1 V10, Ow O	 O	 OO	 m	 N
H
W
^7' .Y' It It 4 It It N	 .t	 J
H
0 ro ro 10 ro ro ro ro 10 ro ro +o v .p 10 10 10 .0	 -0
u
u
01
N
01
N 01N
01
y	 N 0)qq
0!Nu 10
0!
N
u N
01
N
u N
01
N
u N
01
N
u N
01Nu N
01
N
N
01
0
}1 N
Ei
0 uN
u N
01
N
aN
01	 N
01	 N	 N
ro (1 1	 0 w 0 a 0 I#/	 O C7 a 0 w o w o w o w o w 0 f	 o r+l	 o Ai w o a o a o o	 w o w oa
M
u ru .0 a u a w g
u'i
u u a	 .0	 .0
w w va r w w w w w w w w w w w	 w
k % % k K k % k k K % KK K k
r•1 N ^
O.-1V^1 ^Nv1 v1
VM1N 0M M u01 0,00 0 0,0 0,00 ^t vY t/^1 1^/'I 0 U1 u01
K
p
K
N .T ^7 rR1 kn ^4 rtm^7ro y in v1 to ^n
n
v1 0o L1 V1 ,n Ln u9 L1 U) v1 ^t Ln v1 Lt I7
cn	 v 4M H M .-i M ra M OO MH M 4 Mr-1 M -1 M 4 M M .4 M r4 M MH Mr-1 Mr4 bOM ^4 M -i
r-.
01{.l 01a 013J 011J 01L1 01+J 01V 01u 01N 01u 01u 01U 01W 0111 01u 01L 01	 d	 0111	 L	 U
u 01
u.14 .•1a .'1m .Ha •.1a ko •ria rHa •da •da Ma Aa •Ha •da .•1a •r4a Ma Ma ••1	 •H	 ..Ia	 a	 aN H O
O
O
O
0
O
O r-1 O O
O
O
O
O O
©
O
O
pop O O O
O
O !! O	 O	 O
p	
tuly0.
U ,S, X .07
0.{
A
H
L
r.
0
.L7
O
:P,4
rrO^^
A 1
1-O^
.F
^^.
0.{
.q .0
O
,f0 rr.0.^A r.
O^
	
.r0.^ 	O
A	 .0	 .0P64 a w w W w w a WW a a PW1 w w a w a	 a	 w
z
NN MN NN
MN NN nN 00N NN OM ••1M
N
M
M
M
MM MM NM MM I1'1 M	 O	 r.lM	 +t	 .t
PYb
a^
q
OU`
I
H
a
k
20
Aftti
g ro M
u
r)
" M
a
O
'w ,At 'O uro q U N .>a ^ O
f>.
o
Op!
t+ 'o
ro
ro
N
u
U
u
r
0
Vf
H
a
N .n
o
o
w
" ^t m ti
r-1 z 10
A r0 H 41 OC9 'u .Hi
°
N p^ w q
ro ro ^v
o
'ad 19 yg g ^epO
Hi
u
u
u
u
a
q ro 
u Iq G V1 'O IDa M r
ro
r-4 ?G CN7 a P
H N ro rro N ro , u 60 N Ep7 r u roa
a s u au }u:; w a °o w q a ro
a. a4 a. w N H ro
u
m
a
10
D, +a+
P4
°
qU
D
u G ^0
w a to R m F H Qin dV) 7^ w x W S,^ 1
a
^v
N H.
ro
N
ro
N
ro
N
10
N
^a
Id N
10'0
Itl r-1 1-+	 p
.a° 
8
ro
r-1
ro
r-pr
Ha
IV	 r-1
ro
r-/
r-+
0 ar-I raatd r! -+atd r-1 .+wr-1
b"1 a e H .OD C O O p^ ►+ a° O O a° N O N O A O 00. LI	 (1 {J U L1	 U
C0.1
L u 1J u W U JJ u
yy q ^ F' {+ a
.q rrl
+
I
M .r{.p^l (.1 r
8
l
•-H7
FI r-
8
1
JMC7O G C N a a ^7 l`rN 1'O 'r^iN a N N N O yy^^ a qa N ^1 q
w 0 0 g w vv csv g vz v z w 5 g H 0 5 0
Vph d
G q
W
q q
V O tT o DOi
G 10 °	 nn °pp q q H q q q
O U O N r- Ir-I N N r-1rl r-/ N Ori C^ N O1-1 U V1 WlVL,1 H U
M %1 N roa N N-0 O
'd N Hw H
u d
wH
++	 d
H^
+j NaJ	 d {.^4i	 p 10w HL a
aH
L q iJ 9
r l-
r-1(OJ
ro
w a
1J
H	 ro
,D	 w 'O aH
U q
%1H
L p
%oN
r-1
aH
L ,y
dN
L 'J
N{^
LJ O
dH
L q
"Ga
0
iOa O -mG
O NG
w
N 'd O NG m O Nq o^
qM "rom G N G w 'd r.N^p a N 
U LyJ
a	 Gl
yQ^
^r1 q 0 yq	 i0 (^J O
^
enN^f O Naq
O N O
G aN^ro^ W 9 [^ ^ p P ^ E vA ^ ^ W L^ ^ ^ a!A a^ G^
C) V
A q H Ei 6
O H
B °1 x
ZN
z x
V V U N
z
N
z
N
z
N
z 'ro
Nz Nz
N
w
y(,^ r^UyyU
C7
1Md
. r0
uN H v ,a w
u 6 W u M u1,4
'gyp y w
y r^
M a N N
p^
D b a p^O m
p p C)^
(U
'^
N
rNi N N
HA ^tq
.^6 U
a o
OOO
OOO
p
OO
OOO
OpH
OOM
OO Oa OO OO OO yp, OO OO OO OO
H ^3 N r 1 -1 -1 r I -1 O-i 0r 1 Or 1 Or 1 Or-1 AH Orl OH Or-1 r-irl
aNp ON
N\
O
N
OO
N
OO
M
OO
M
Ot11
rl
OV1
1-1
O
.py
OO
N
OO
M
OOY
OO Oto
ko
ON Oh Oh
u ^7 v7 d' 7 M rn ^7 ^7 ^i 7 O
W v
H0 ro
w
ro
w
10
w
b
w
ro
w
ro
w
ro
w
ro
w
10
w
.0
w
IO ro roa ro ro rouU
q
N
P/ O
Npr 0 NW NP+ O NP/ O NO NP, O NPI O +	 NOP'i NW O HV NP/ O
w
N
w G
w
N
PI O
a
N
W O1
U ra/ IH b00W W W W W W W W W W W W W
III N K k N N N N k N N N N N
r-wi w n .'S' .7 O trypp v1 O NO U1 Y. K k >G v1 n1+1 v1 k
N N •rqi h h 1D tll 'D V1 h h N I Ln 111 h 1^ f% I^ 1^
N v 1- 1 1-1 H M r-4	 P'1 r-1 rl rf 1-1 M M 1-1 N r-1 H r-1
w w a w a a a a w q
u ^f a Li ^ '+ "i a "i rL1 M 4j Ij
u MW H
c
a0 o0 n0 w0 00 Ci0 w0 w0 m0 g5 gyp+ row gyp} b	 w a
+^ wq u b0O b0O bb b0 b0 b0 00 00 b0 M .d u. M U M N °D b00
a a
O O
O^
O
.FOI
O
W
O 'd
4
I1U1
r{ 
.0-4	 14 +1 .n " O O
w W ai W W H M U 1A u 0. w
v) Ln Vj
r--
v1
Ln
V1 V1
1
7
N
L V
H
W
N
1
it
E
t'.i
y .	 y	 5^^	 , wale vw "'^ y l	 A-z	 -	 '*:^.ru-	 s7rm77"^ ,R
^Q''
s 	 ^	
^1	
F
rt
^
l' 
4?	 '	 '	 t^^y X ' ^4'13Y f	 ^' +	 ^	 1	 '
w wt
O H
d7 p ^1
N d d
• u
o
ro
0 a
w M
H u
N yN0
u
u u u
M a V
U
b w u u x
d x" o
u w
ryc u u ti ti
ww
WM
u w
u
^ro ^ro •u
44
144)
44
'
u
w ro
'WI u o u ro roV u u u u	 u $° u ° ° u
«+y
u
N
ry
R
o 0 0 0 0 0	 0 0 0 0 qpy ;4 A` z z z	 z P• ?. A
^
•0 w ro
u Hy
HMr4 ror-I r8 ^ r ro H b rorN rr ry u u U O p O O
p
O O p	 O O M O O u t) O
U NO^.t 	 a N U 7pJ u •G .O rd rr+ rr r4 rb 4 NV W 4. 4f
ON
V
^
U
{^^t
rte. U rb U^
y
U r^i U^ U ^i	 U QrN M11
qy
N d
0
W n n o a o 0 e	 o
°°
N
g o oF q q q
N N . N SV14 17 ly FS q C.
O
NH ON N NU 14 ON
	
rNi ON O
OU GU OV U V	 V W
u
V u
d %! roGl 00 V
H
q 
0
w
^
e^ 'y'1 	 w u 0 u u u
a
0
a
0
a
0
H 
w 
a41 a q
0 ro H
a d O u 0
	 H
w 0 0 p. N	 H
41
u^
.:r
r^
{4) y y y^t
O
NO O	
!].
bo p O NFN
O N O N
q m
H •-I r1
t o
H
N
F N N H
rt?tq	 wow	 r.+
Gl	 a)
u N W	 H u R O N C°J
u u
O N
or
u u
O N
u u
O N
u p
O v1
R
a
g
ro
l
q q 0
u	 aw q
w g ro q 10
4 
a N	 W ro ro
q ro to 0 y0 a 40 90
r	
of p
{^ F7 A
It 41 a
q N w H Nz Nx N	 N	 N	 Nx	 7	 T+	 x Nx N	 NZ z N t
"'tV N N N N
u
4
41 136
ro ?+ U x x z 'T.
v ^+
e to
M t0
0 D
rO-i
O Q O a O O	 O a tj1
r-1
tR ry v1N
N
tOt
v M M N M	 tN-1 N A H ri riu
n ci.,v
.4
0o 00 00 00 00 0o 0m 0o 0	 00	 0 00 00 0 0 0o
E
O 0
1-4
O 0 0 0 ON O 0 0 o 0O 0o 00N ra H H
NtU
N M O N O ppG O O O O U	 O O O O O O
m^Y' N
.y
^t O M m ^t f\ O	 M O O O ON O1!1!
vw+
n
rN-1
m m M n
rM-1
m
N
n u1 t0 1., vs
raj
o ro ro b 1
N v
Cn
N
y
p q u ro q 0 v
0
i4
'q a a p 0
p
`^i
^g1 O
0 O
V
1 R 0 p q	 R q yc o q q q
W W W W 44
d N N N N N N U H NU k K K
G. N ^ % Y. X U
n f`
N k
ra
N
SC
N	 m	
i4
U
,w NN t^^y 1N^ NNb y Mv
f` f\ n N n ra N 00	 n a to r-I r-t 'd rl r 4 rl N
y M H H O rl r•l rl sD O ^1' O O
	 r-I ^ O ni r-1	 r-I r-1 H rl rl
d	 G7	 N	 W	 N	 d	 d	 tU	 v 01 41 N vu tC
u ••+
rui
a
rri
a
M
a
A
a
.t134 r^a raa	 a
u
a
u
a
u
a
u
a
u
a0 t
u a ^+ H
o
eo
o
00
0
w
o
m
0
00
o p	 o 0 0 0 0 0
0 u b v
rrot1 0 ,o-t
00
o
00	 00 00
0 00 00 00 00
U '. H rN F
rr 0..^ r-0..^ r^-0{I 0 o
x
0
p
0
H H w w
N
a
N
a
N
w
yy
w
.0	 J7
w	 w
,O
a a a w p,
0 tn tm b b tN0 10 0 b NO n
Q^
O
H
a
H
U
i
21
I 
MOO-
w
, ^v -
WN
. H q N
u w u ^ w
u
InA yy n^i
10,11H  LNi
,s
M H u W^+ R1 to 0.0 N
+1 N a rHi 4uiL
n
r M-1 00 0
b
y
w u w N $
IV
M +
^I Oro!
A
w ^' M Qr
p, H
W
Yl on H
U
13 N
u
b a
U M n y rRa1x q v1 u
w ru a
H
q
O O a a ,0 +
Yroiq 4+
o 4"
4+
"M
N ro U
w
q
ae
q
ie u
+
+
W
a
U
w
a + a
° "
93
ar 'n o°o ai w H° a oO a oo91, a O r/ A, ro + r1 10 O .0 H H H ro H aO u Hw O P, NrH it "I V u H q a 'O u
rti
u
00
+0+
WN y++
4/ O
.0
a
00
ea-Oq^
r! Hy N
rvi	 D pa
D,
10
D.
V q 9
ryG qq^
u
9
N N
WYON,i p
rH
OH7N W W w 7 VY W +OHLI N rii 4 W W rl F .Fi W W A Orr7 {y
a N
q w .~ a b U ro U u ropU^ w ro 10 r, a r-1	 a r+ a r•+	 a a %1 U ro
N H
a
iro+ U O O C7 04
Oo A
q H O O
t
O u U Oro+ U u U Y V
'0 !gyp+
O S H (1)
^
D o O
H W a U d a, •q r ri^ rt#v,
,q rr} AV W U N u 4Oi U ai U •q U rr1 V! rc7 O rkOtr^ rr^5 aq. U
rql
H OOw
ro a U N a o u
o C O p ^03^ pa ^yy
ST
o
yq ap Qa W
rro
r
o 0
a
o
N a
aLIN b p O H O O O 0 H w ,ZN
Y d
q xN w q q q q w q q q q N O F q w q OU .C7 nO H
^l O ^ C N ,bO+
M
g
w N co W O O N ^a roa d roa H H H N N N H ^j O ^aLMyyi 0 a a
6b5 n° I0 p op o G qv q a 0 q v w qN Gro °r, ^ qN 0 q^ w 00 m0 au13
'°t^'' -°^
a 4, u 4, oq g ° a c a 4,
u ut0
U
'u xN H Nz C+Ix Nz Nz Nz Nz Nx Nx U  a u N N N
,u ^
14 4.1
Ln s ^ o 1
v
LQM InM
 M
U
R. V
9a o
0
O O
W
HA
00
^7'O
W
^7 W^7'O
OO OO
rl
p
G1 OO -Y O O O Opt, 000 00It 00It
H v r I H M O O H Hrl 1-4N OH H Hr-1 Or1 D^H Or-^ Or-^ Or^
n
N+YaiO q 0O 0 O O O O O O O O O O O 0
V) 00 10 opOp
nit .w7 eN^ t0'1 s+^'1 M t+^1
In
M .O7 74J .0 Y^' 7 +7 ^t ^ ^7 ^7 71-4
' u 0 10 ba roa roa roa roa roa roa roa rya ro v roa
ro
H
6
a N N QaQ a NL N Nu N NL N Nu N NN Nu N NL N
a
N
u N
a
N
L N
a
N
U NW O W O O O wO wO aO w0,'0 wo wO wo wO wO
V
w LE q q
u uW W W W W W W W W W W W W
a
N k k k k N N N N N N N k k k
O. N 07k In O00 ,n O In00 In
O In
co ON In. Inh n r7k +Yk k ^1k ^7k ^'k 1 O Im In N In In
igd	 rl	 qV) r-+ r ; In In ri `a In r h h h N I.
k
h
o M
In In h HIn H MIn InC4 4=1 r! M r-1 M rl ^1' rl P'1 +-1 r1 r-1 r-1 +H N e-/ r-1 M H M r-1 M r-1
r'1 aL a a a a a a a a a a a a a aU ro ,M 1-I.^ IJrri li.rl N.rl 4J.rl L,rl iJ.,4 IJ"q 4jrrl Lr,4 N,rl L-A U.,4 4Jr,.,U rr, a a a a a a a a a a a a a a w aro H ro O O O O O O O O O O O O O O O
Cl
Ai
u^p M ,O O
r
rO
. ^^
O O ba 00 O to O O O
U ,F. '44 "N ,r.
0^
r0..^ O r^-0.^ O O O
W a P-4 .C7W .0a Aw w w N W w w w w w w xw
C6
N
h
M
h In 18 h 00 O^ O r4 N M J In 18 hh h h h h h O 00 00 00 00 00 co O
n
rLy
N
u
H
a
Y,1
22
^ ^^	 + h , ^.	 °d	 E`r^c^	 '^ A	 X	 '>^y.^s	 - ^	 x-r,+.•^rc^av,^ae.
r
r	
^
	
1114
V
els
Q)
a
O
'Uu
H
a
Ng
v u
N
V
all
SVO	 a 
	
N
N
u
r
r-,•
J J
•
qa
♦ 1
U oa co u w p, v w H p
O U C
'w .FI ii. N N
u
O
q
. .
A
H a
N
roA y Ny 9 .w .^ w «+	 pq
O •O O a A u A
,pCp
w Va) Di
r-1 P^r-1 .waOp OO O ba N	 qa .Y maqw^
d
u
^ u
•
b A H 0N N A 0 N N a a	 w a
'N 'N V .1t '!E
'O u ,fie
yy
X u x u u t.SCj M M	 " rwi
W tti N x N y P R7 b MN w N N N W W W
^v.,
V) V) n
n
`O
a
9
w„
^6JN '^ U b;,, V bn 0 H aH
u
H aro ,wu U
H aro H
++ V
H aro Hu u
H a4 Hu V
H a1^ HV
N Hp
.0 O N
vHO
H aro Hw u
H a0 i-1u u
H alb H
u V
H aro Hu V
H a{d Hu H a H NH ro ^^ H aJ11 H
v
a sF+
M 
^a C]Oa
S`^jV 0 uu u 0 9aw u O"w V O >,w u 0^u N Ow V H VO •^j [ 0 U a V 0 t 0 u0 V w N0	 O :J Vuw UA J J^ ^
.a 0	 A 0
M4.
 
S`J
ym aO
v	 v
O
oW ^qJ yp a m qa qp^ °` H y y UQ yJ yq yq	 yqN C. U •riN	 U `rt.N O O d O O p^ •AN O q0 H O O O	 O Oa Q
n O Oy n
U a a a q q q N w a q a N •.N q q q	 0 aN
o
.
r4	 0 +114 O „H-S V roH 0	 ^' ro ,Ny o
U ^N
"^
N 'U'
pa (nt	 a sO	 GSA•
y
'o	 IV	 •0	 0	 •o	 -0	 u^i Oa ro ro R7 Rf ro ro	 o aa+
ton
u N 0 0H H d w Nu a Nw a uw a uw 0 Nu 0 •^y 4^ Mp ^, M u
q 
y
^
{a^
u p
a
w a m
a
w Nj
a
w
a	 {a^
u	 u p
{a^
u a
H 
Hssttt a q a a q
q
y g"Uy^
q
y
q a s q
gry^^
q	 q
y
q4 W o0o C1 p H ^j p p p F^
N H HJ
UzN
'H xN •^ N
z
u
P
N
ro
N
z
U
>
U
P
U N u N	 U
z
u
a s N ro ro ro ^° ro a
14ro
A
Lm
N
Nyy
p
H v M SONY LA 4 + 00 OV b
O
aC
v^
r-i I H ^^i w w w	 M wIn r
LM
Jn
•-'in
r,U
ale
00
o^
cox0
0o
o
ai
c^
oo
o
00
a
00
a
0o
o
0Ln0
0o0
000
0o0
0
a%0
0
o
00 0	 00 $
00
Myy
H H H H H H H N ri H H H H H 0H 0H 0H	 H oH
H ON.
M
a q
\
C
0.J
O
OOa
O
r^1
O
r^1
O
O
O
N
O
O
O
.Oy'
O
O S Oco ao O 0a O O O OcoCl A^ ^ ' 1 S•1 S`'1 M M i'•1 S''1 •S N MS+1 ^7n1 ^7M ^7'Sh S+'1 SO+1f•'1 •o M
^" v M	 n1
N
0
u
0	 cJ	 ro	 b	 v	 oa	 a	 a	 a	 a	 a va ro b v a v u	 ro bV
p p
N
w o
N
a o
N
a, "o
N
w o
N
p♦
 o
fA
W "o
a
o
N
a o
w
a o
v!
w og
M
w o
N
w o
w
w o
y	 y
w o At o
g
y
a o
U
q9 ^ 9 9 t^ p q ^ q9 B ^ p6 ^ A 6	 B qFw w w w w w w w w W w w	 w w
N
r % YC N N N N N N N N N N N N N N	 iaJ N
a n M v1
ba0o
u1 O
a^O I^ Sti n ,0 uu M h• S I^ I^ n n h n 1^ Sx S^V) H H H H H H H H H	 H H
H
L ro
u	 u u	 u	 u
rou
rl
o
•rf
o b	 ag •0 as0 v as0 •0 a0 0• a r. a^a a v y	 y
V. u O O ri N U •rt U M U •rl 00
0
00 060 u 0N u t7 O
V'
b
N
4•r 4i A
O Hrq ro
•r1 A
Hrf b
r1 LA
uS
M N
O
.H6) ^^--01•tl r01,C
A
a /NC
6eo A
a N
b
'N
ro
H
rt 0
^ SNtl O
A	 h
O	 a NP4 a H w m u 0 u w u W WWL W H U H u H H V) UO H
LE I
oo
o0 a^co
°
•
Q1 ° rn °` °^` ON rn m m o 0 0 0	 0 0H	 H H
"R`
23
# y	 ^• F^
	
^`	 ^^^i'	 ^^	 -
IV. WORD SELECTION DRIVE CIRCUITRY
A. Introduction
The basic requirements of the integrated word selection-drive circuitry
are to select and to drive one of 65,536 laminated ferrite memory word lines,
64 planes of 1024 words, with bi-directional read and write current pulses.
The drive circuitry must be capable of generating a 150- to 200-mA peak read
current, followed by a 75- to 100-mA write current of the opposite polarity,
with both rise-times and pulse widths of approximately 200 nsec. The words are
400 crossovers long. The selection of a particular word within a given memory
module is accomplished through two levels of decoding. One of 64 individual
planes and one of 1024 lines are simultaneously selected by their associated
address decoders. To meet the system requirements for a 2- to 3-4sec cycle
time, word decoding should not exceed 0.5 µsec. The main emphasis in the design
of the integrated-circuit selection-drive system was to minimize power con-
sumption. The system has been designed, breadboarded, partially integrated, and
evaluated.
In commercial practice, circuits incorporating n-p-n bipolar transistors
and transformers have been used to generate bi-directional current pulses. The
quiescent power dissipation exhibited by such circuits is generally negligible.
Since no transformer-coupled drive scheme lends itself to integrated-circuit
(I-C) fabrication, other techniques were investigated. Circuits incorporating
only n-p-n bipolar transistors as active components consume an excessive amount
of power. Strips of MOS switches for driving laminated ferrites have been
previously fabricated (Refs. 4, 5). However, the factory yield for these
structures that operate at relatively high current levels was expected to be
poor. Although complementary bipolar circuits have been designed to provide
bi-directional word drive current pulses, there is still some difficulty in
fabricating both high-quality n-p-n and p-n-p devices on a common substrate.
The approach pursued for meeting the requirements of this program incorporates
n-p-n bipolar transistors and p-channel MOS enhancement devices (BIMOS). This
technique is compatible with present I-C technology.
B. Design and Breadboard Results of Word-Drive Circuit
The BIMOS word driver, shown in Figure 14, has been designed and fabricated
in I-C form. A driver consists of three n-p-n bipolar transistors (Ql, Q2, and
Q3), one MOS device C44), and three diffused resistors (Rl, R2, and R3). The
bases of transistors Ql and Q2 are connected together at point VIN and driven,
along with 63 identical circuits in unselected planes, by the output of the 1024-
address decoder. A write line (VW), read line (VR), positive supply line (VS),
and a line which carries the write current, are all common to a given plane.
The lines VR and VW are pulsed sequentially to effect plane selection. The out-
put of the circuit, Vo, taken at the connection of the emitter of Q3 and the
collector of Q2 , drives the 400-crossover-long word line. Two precision resis-
tors, RR and RW, external to the circuit and shared by a multiplicity of drivers,
are used for setting the magnitude and rise-time of the read and write current
pulses, respectively. The values for the supply voltages and current-setting
resistors, given in the schematic, correspond to a read and write pulse of 150
and 75 mA, respectively.
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Figure 14. Schematic of BTMOS word-drive circuit
(MOS substrate assumed at VS),
The operation of the circuit is as follows. In the quiescent state,
VIN = =10 V and VW = VR -5.5 V. Under these conditions, the emitter-base
junctions of transistors Q1 and Q2
 are reverse-biased, and the devices are non-
conducting. Since no current flows through Ql, the p-channel enhancement MOS
device Q4 is also biased in the off state, i.e., there is zero gate-to-source
potential. In addition, because of the zero base current, transistor Q 3
 is non-
conducting. 'Therefore, no current flows into the word line and the output
voltage is at ground. The standby power consumed in the dr,ver, dependent upon
transistor leakage currents, is estimated at 1 to 10 µW. For a selected address,
the input VIN is pulsed from -10 to -5.5 V. For nonselected planes, VW and VR
remain at -5.5 V, all transistors are biased in the off state, and there is
still zero current in the word line. A read cycle is begun by pulsing VR to
-10 V for a selected plane, thus forward-biasing transistor Q 2 ; which produces
a negative current in the word line. Initially, transistor Q 2 saturates because
of the inductive load. The steady-state read current, determined by the emitter
current of Q25 is given by
I = -I = _ VIN	 Vbe - VR =	 -5.5 - 0. 75 - (-10) 	
_150 mA	 (1)
L	 C	
^	
25
where Vb e = 0.75 V is assumed (for transistor Q2 ). The current is thus not a
function of the beta of Q2 . The pulse rise-time is a function of the magnitude
Of VR . The read cycle is terminated by returning VR to -5.5 V.
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Correspondingly, for the write cycle VWW is pulsed to -10 V, thus forward-
biasing transistor Ql. MOS transistor Q4 a7.so conducts because of the 10-V
gate-to-source voltage developed. It supplies base current to transistor Q
which acts as a saturated swatch, and a positive current flows in the word ine.
The fact that Q3 saturates makes the magnitude of the write current insensitive
to device parameter variations. The 16-V gate-to-source voltage, V CS , of unit
Q4 is ;independent of the absolute values of R I and R2, and is a function only
of their relative values as seen in the following expression,
-R
VCS = R 1 (Vl;'4 ` 0.75 - VW}
2
For R1 w 2 kO) R2 = 750 P, VIN = -5.5 V, and VW w 10 V ) VCs . -10 V. In
I-C form, the ratio Rl /R2 can be held to approximately + 3%. The steady-state
write current is given by
I 
'V 
	 .ce	 5.5 - 0.5	 75 mAL RW + RL	 45 + 20
where Vee is the collector-to-emitter voltage of transistor Q 3 and RL is the
assumed equivalent load resistance. The write pulse rise-time is given by
tr 	2.3	 ----L
RW
---
RL
(4)
where L is the effective load inductance.	 The write cy,!Ie is completed by VW
returning to -5.5 V.	 Resistor R3 allows transistor Q3 to discharge at the end
of the write cycle so that the load current can return to zero.	 A system timing
diagram appears in Figure 15:
TIME WOO	 0 40Q	 800 1200
-5.5 V
VIN
-l0 V
-5.5 V
VR
-10V Figure 15.	 Word system
timing diagram.
-5.5 V
VW LJ-10 V
1 75 mA
1
(2)
The three bipolar transistors used for the breadboard evaluation of the
drive circuit were obtained from an experimental RCA integrated-circuit, which
was not gold-doped, The channel dimensions for the p-channel MOS device are
10 mils in width and 0.3 mil in length. The load was a laminated ferrite memory
of 400 crossovers, Figures 16(a) and (b) show waveforms for the word currents
and some pertinent voltages, respectively. The resistors RW
 and IR were
capacitively loaded with 8000 pF and 1000 pr, respectively, to simulate the
unselected word lines of the same plane. The estimates are that a total, of five
ON
R,,, resistors and twenty RR
 resistors will be required per plane. The magnitudes
both the read and write currents are close to the predicted values, pulse
rise-times and durations (at peak current) are approximately 200 nsee each, The
200-nsec rise-time for the write cycle indicates an effective load inductance of
nearly 6 µH (from Eq. (4)). The voltage waveforms indicate that bipolar
transistors with collector-to-emitter breakdown voltages in excess of 15 V will
operate.. reliably.
C. Fabrication of Integrated BIMOS Word Driver
The BIMOS technology combines the p-channel. MOS with the n-p-n bipolar
transistor on one substrate. figure 17 shows the common silicon substrate
compatibility of the BIMOS process, The compatibility is further emphasized by
the fact that the critical diffusion steps for the bipolar do not appreciably
interact with the critical oxide steps of the MOS.
Artwork was generated and the photomasks were produced for processing the
integrated BIMOS word-driver pellet, consisting of a strip of eight individual
word-drive circuits on a single substrate. The input-output leads are on 15-mil
centers. The pellet was designed to have bonding pads large enough to permit
soldering of leads or beam leading. Each individual driver circuit requires a
48-mil by 15 -mil silicon area. The overall pellet size for the eight driversp
including all bonding pads, is 160 mils by 70 mils. A photomicrograph of the
chip is shown in Figure 18.
The integrated BIMOS driver was fabricated with standard bipolar integrated-
circuit techniques and processes wherever possible. A total of eight photo-
masks were used, one more than required for the bipolar circuit alone. The
additional mask provided the channel oxide for the MOS transistor. The silicon
wafer was a standard 25 to 50 D-cm p-type substrate, cut on [1001-axis and one
face polished with HCl gas. The basic processing sequence is given in Table V.
Although the table gives the standard sequence, in some cases, the base
diffusion (step 5) was done before the base contact diffusion (step 4). The
reversal in the sequence was due to mask alignment difficulties when the normal
sequence was used. The source and drain of the MOS transistor were diffused
concurrently with the bipolar base diffusion, and the MOS contacts with the base
contact diffusion.
Several groups of wafers have been processed. In one group, the bipolar
transistors exhibited low collector-to-base breakdown voltages. A second batch
yielded devices with poor betas at the high current levels of interest,
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Figure 17. BIMOS cross-sectional view.
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Figure 18. Photomicrograph of BIMOS word-drive pellet.
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BIMOS PROCESS SEQUENCE.
I. n+ pocket diffusion (antimony)
2. epitaxial growth n 1 ?-cm, 0.4 mil thick
3. isolation diffusion p+ (boron
4. contact and tunnel diffusion,
5. base and resistor diffusion p
6. emitter diffusion n+ (phospho
7. MOS channel oxide
8. open contact areas
9. metallization (aluminum)
i.e.
, ICC	 150 mA. Bipolar devices from a third group exhibited betas of 100 at
IC = l0U mA. However, these devices appear to function as silicon-controlled
rectifiers (or thyristors), breaking down into a low-voltage mode, as shown in
Figure 19. This behavior is being investigated.
nitride)
p+ (boron nitride)
(boron nitride)
rus oxychloride)
,b 0.2 mA
PER STEP)
-0.6
-0.4
-0.2
-0.0
VCE I VOLTS PER DIVISION)
Figure 19. Output characteristics of a typicaZ bipolar device
from LIMOS word-drive peZZet (Q 2
 of Figure 14).
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Strips or 64 MOS transistors, e Ilch with n separate input, (gate) and output:
(drain) and with it coclullon ground (source) were previously rabricaLed for driving
ferrite mo;nories (Refs. 4, 5).
	 P01- thi,'; I'lpplieatLoll the Lransi.stors are large,
high-performance, n-chi;nnel doplrticm M ILLS with n channel leilgtil of 0.2 mil, a
channel width of 100 mils, and a channel oxide thic°lcness of' 600 to 750 X. The
processing; requires a double me Lill lilat,ion selleMe to provide crossovers for the
common sourco connection. The process leveled off at a yic-ld of 55 to 62 good
MOS transistors per strip; one perfect strip was made. Tile; low yield on perfect
strips is mainly etttri.butable to two causes: the large: number of devices per
strip elnd the problonl of random imperfections in tine critical MOS oxide. The
BIMOS word driver has an MOS channel width of only iO mils and should thus be
capable: of being produced at high yields, once the processing is under control..
D. Design and Breadboard Results of 1024-OLItput Decoder
A 1024-output decoder to mate with the word-drive circuit was designed,
breadboarded, and evaluated. Besides selecting one of 1.024 possible word lines,
the decoder must have a low output impedance. This makes the read current
supplied to the ferrite load insensitive to device parameters, i.e., transistor
Q2 (of Figure 14) operates as a grounded-base amplifier. In addition, a low
impedance is necessary to drive the capacitance associated with the parallel
inputs of 64 word-drivers. To satisfy these conditions, an emitter-follower
output stage was designed. To minimize power dissipation, a complementary-
symmetry circuit configuration is needed. Complementary MOS circuitry was con-
sidered since it is generally,
 ideal for low-power digital applications. However,
substantial technology development would have to be made to fabricate both
p-channel and n-channel MOS devices, along with bipolar emitter-follower,
outputs, on a mon-!^. 4 thic substrate. By substituting n-p-n bipolar devices for
the n-channel_ MOS s;.ts; at some sacrifice in chip size and power dissipation,
a decoder was designed which could be built in monolithic form using the BIMOS
process.
The strobe-activated BIMOS decoder consists of 33 binary decision trees,
of 32 outputs each. The 1024-output decoder, with a 10-bit binary address, is
partitioned into 33 individual packages because of external pin limitations.
The block diagram of the decoder, shown in Figure 20, illustrates how the 32 out-
puts of the first tree serve as the activating strobes for the 32 remaining
packages. The basic 32-output decoder, depicted in Figure 21, is incorporated
in each package. The circuit shows the five-bit binary input with corresponding
address complements, which would be obtained from .BIMOS inverters on the same
pellet. When a given address signal is applied to lines A, B, C, D, and E, a
unique path of five conducting p-channel transistors is established. Because
the strobe signal is at ground potential during the quiescent state, the n-p-n
bipolar devices are biased in the ON state, and all output devices are forced
to the negative supply voltage, -VS . Upon command, the common p-channel strobe-
controlled transistor activates the selected address line and switches the out-
put of that address line to ground. The other 31 unselected outputs remain at
the negative supply voltage. When the strobe signal returns to ground, the
selected output voltage reverts to -V,. The complementary structure gives circuit
operation that is essentially independent of device parameters. Because of the
common source-drain connections inherent in MOS T-C's, the silicon area is
31
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Figure 20. BZock diagram of 1024-output decoder.
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Figure 21. Schematic of basic 32-output BIMOS decoder (complement
inputs to be obtained internaZZy from inverters).
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minimized by using the bipolar devices as the output unit3. In addition,
siliccr area is conserved by incorporating an MOS device, in place of a diffused
resistor, to strobe the bases of bipolar transistors.
The sc'iematic diagram of Figure 22 shows the complete selected path of one
of 1024 possible word lines through the decoder. In the quiescent state, the
strobe is at -4.0 V and the potential at point A is at -20 V. Since transistor
Q 1 of the following inverter, which uses an MOS load resistor to minimize space,
is biases; off, point B is at -4 V. Correspondingly, the potential at point C is
at -15 V, transistor Q 2 is nonconducting, and point D is at -4 V. The MOS device
Q 3 conducts, supplying base current to the output bipolar transistor Q 4 . Since
transiseor Q 5 is biased off, no base current is supplied to Q 6 and the output
potential is at -10 V, which is the quiescent input voltage for the BIMOS word-
driver. When the strobe is activated to -20 V, the output is brought to
approximately -5.5 V (as required to select the word driver). The capacitance
of the output line discharges to -10 V, through transistor Q41 when the strobe
signal returns to -4 V. The total quiescent power dissipation for the 1024-
output decoder is 1 to 1.2 W.
The circuit of Figure 22, which simulates the selected path of a word line,
was breadboarded and tested using discrete nongold-doped bipolar: transistors
and semi-integrated MOS devices, i.e., p-channel transistors — four to a
package. The output was loaded with nearly 1000 pF to simulate the capacitance
of the 64 paralleled word-driver inputs which must be charged. The actual
breadboard waveforms of the combined decoder-driver circuit appear in Figure 23.
The decoding time is approximately 500 nsec. Even faster operation would result
from the I-C version. In the full system, this delay coincides with the decay
of the digit transient and thus does not add directly to read-write cycle time.
TIME 1 500 nsec PER DIVISION ►
Figure 23. Breadboard nave forms of decoder-drive c^ 2^cuit.
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V. SENSE-0101T RFOEN RAT 14N LOOP
A. Introduction
A sense-digit regeneration loop was designed, and portions of the system
were breadboarded and tested. The functions of 010 regeneration loop are to
detect and write, or regenerate, information into each of the 200 bits of a
selected word. Information is detected by an ac-coupled, differential-input,
sense amplifier. During the write tame, the digit driver feeds a current pulse
to one of two digit lines, coinciding with the write pulse at one of the two
crossovers of a memory bit. The digit driver consists of two identical current
drivers under the control of the taming generator and a flip-,flop in the memory
data register.
Ideally in a system, there would be a single sense amplifier, digit driver,
and flip-flop for each bit of the word line. This would require the digit
driver to feed 65,536 bits; the line delay time would be excessive at that
length, as described in Section II. A digit/sense segment of 4096 bits, or
four of the 64 planes, is a reasonable compromise between circuit complexity
and cycle time. A multiplex arrangement of n-p-n bipolar transistors is used
to connect various lines to a single digit driver. In addition, MOS devices are
incorporated to multiplex the low level signals into a single sense amplifier.
To minimize digit line delay time, the multiplex transistors are connected to
the midpoints of the digit lines. A block diagram of the sense-digit regeneration
loop is shown in Figure 24. Since it is generally true that standby power in
sense amplifier circuits is a major factor in magnetic memories, the regeneration
system is designed to minimize power dissipation, within the constraints of the
word length and memory cycle time.
M.EM'VORY DIGIT
LINE
	
ul 
MPA R
	
MPX
!	
DIFF, AMP
SENSE
II	 I
MPX CONTROL	 T AMPLIFIER
DIGIT DRIVER	 RESET	
THRESHOLD
DETECTOR
DIGIT-	 L 	 _`J STROBE
WRITE	 "1"
DATA FLIP-FLOP
DATA-IN
Figure 24. BZoek diagram of regeneration Zoop.
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B. Doscription of 111polar-M05 Multiploxor
The .8eheniaLiC 
of 
the bipolar-MOS multiplex arrangement for a memory module
appears in Figure 25. The two crossovers of a bit are in corresponding positions
in the upper and lower halves of the figure. Since each pair of devices drives
Figure 25. Schematic of bipolar-MOS muZtiplex circuit for 3 of the 16
segments per module (MOS substrates assumed grounded).
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tour planes, a total of 32 transistor pairs per sense- digit
 loop are needed. In
other words, 32 n-p-n bipolar devices, and m32 p-channel enhancement MOS units
are incorporated in the multiplex circuit for each of the 200 bits. The digit
lines are tapped at the midpoints. The total digit current passed by the n-p-n
transistor is approximately 40 mA, since each half of the digit line requires as
much as 20 M, The MOS devices are ideal for switching low-level signals into
a sense amplifier because they exhibit a very low drain-to-source offset voltage
at low current and do not require a transformer-coupled control drive (as
bipolars do) because of their high input impedance. The bipolar-MOS multiplex
circuit is designed to be fabricated on a common substrate (using the BIMOS
process).
Circuit operation is as follows. In standby )
 all bipolar and MOS devices
are biased in the nonconducting state; i.e., all emitter-base junctions are
reverse-biased and the gate-to-source potential of all, MOS transistors is .,ero.
Prior to read, the two MOS devices associated with the apptopri.ate segment of
4096 bits are selected by pulsing their gates negative. This connects the
appropriate digit lines to the sense amplifier. After the information is
sensed, the MOS transistor is disengaged from the digit line to reduce the
effect of the digit voltage on the amplifier. Although the MOS unit is non-
conducting, small voltage spikes are capacitively coupled to the sense input
during the digit current rise and fail. times.
The appropriate bipolar transistor base is pulsed positive to steer the
digit current, and it remains conducting until the termination of the digit
current. In Figure 26 the n-p-n multiplex transistors are shown as selected at
the beginning of the memory cycle. This is convenient, in simplifying timing,
but system noise considerations may delay the n-p-n turn-on until after the read
portion of the cycle.
r
Figure 26. Timing diagram of 2.5 --usec system.
^ 7	 ^ ^^	 G ^â 1' ^ r	 ^ ^	 r i
38
0. Dos i gn and Broadboard Ro ssu I l • s of Linear  Portion of '^oneo Amp l i f i or
The linear bipolar portion cal tie ac-coupled sense: amplit ter wats designed,
breadboarded, and LeHLed. The nuiplitier should have a single-onded output to
differential input gain of 500 Lo 600, enOul,11 to trigger a bipolar mantsistox
in the threshold deLecLor wirLli 11 l-Jiff tense signal. The amplifier bandwidth
required. LOO the uyCle times involved, is approxinuaely 5 Mllr. The sense
antpl.ils Or is ae-Coupled ; p the (l y;► teelc)r since it MUOL cJQLVCt signals in Lila 1-mV
range, In an all ac
-coupled differential sentic amplifier,  Lhe t;vnse signal must
by larger than the inherent do offset uncerLainty. Since L110 principal offset
is clue to the Vbe mismatch of the input transistors, typically 3 to 5 mV, only
signals .somewhat greater than 3 to 5 mV can be discriminated. An MOS linear
amplifier w47s nOL used because an even larger offSOt VOILage (;an re.SUIL from
th y: mismatch of device threshold voltages.
The circuit designed, shown in figure 27, is a two-stage differential
amplifier with emitter degeneration in each stage, buffering between stages)
over-all common-mode feedback )
 and an emitter-follower output~, The emitter de-
generation provides gain stability with temperature variations. The emitter-
follower buffering between stages makes the amplifier gain independent of device
beta, by preventing the input impedance of the second stage from loading the
first ,  in case of low transistor beta. The single-ended output to differential
input: gain is given by
RL2	
,..	 (6250) 2
AV 	 (Rr+red 2 (Rr+re 2 )
	
(162.5).4'(190)
  
	
630	 (5)
where RL is the collector load resistor, RE the emitter degeneration resistor,
and re
 is approximately equal to K-T/qr4 , for each stage, In addition ; the
buffering also increases the amplifier bandwidth Without the emitter-follower,
the dominant: circuit time constant would be the load resistance of the first
stage times the input Miller effect capacitance of the second stage. Buffering
reduces that resistance by the beta of the emitter-follower transistor. The
common-mode feedback, obtained by biasing the first-stage current source from
the second stage, also minimizes components and power dissipation. The emitter-
follower output ensures that the input impedance of the threshold detector does
not load the second stage, reducing its gain.
The circuit: breadboard, incorporating RCA nongold-doped bipolar I-C
transistors along with a pair of MOS multiplex devices at their inputs, exhibited
a gain of 580 which compares favorably with the predicted value. The small-
signal pulse performance of the amplifier is shown in the oscillogram of
Figure 28. Quiescent power dissipation of approximately 35 mW was measured.
The low-frequency common mode rejection ratio, defined as the ratio of differential
gain to common mode gain, was found to be greater than 8000.
D. Design of Thi- ,eshold Detector, Data Flip-Flop, and Digit Driver
A sense-amplifier threshold detector, data flip-flop, and digit driver
were designed. The circuit, which uses n-p-n bipolar and p-channel MOS
transistors, is shown in Figure 29. The detector has a strobed input allowing
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the sense system Lo perform discrimination at read time only. The do restoration
is employod Lo uli.minate variations in Lhreshold wit h changes in duly cycle, i.e.,
information or address pattern.
	 -
Transistors Q6, Q7.1 Q S , Qp Q10, and Q1l (of Figure 29) compromise the
complementary-symmetry 13IMOS data flip-flop. MOS units Q 7 and Q10 function as
base rosistors for bipolars Qgg and Q ll . This compl.emenLary-symmetry arrangement
results in nogligible power dissipation when storing information in either state.
At the start of a read-write cycle, point 1 0' is at ground potential and point 1 1'
is rat -10 V. The RESET and DATA-IN lines are normally ac ground potential.
Transistors Q l , Q 2 , Q 3 , Q0 and Q5 comprise the threshold-strobe portion of the
circuit. The STROBE signal is set at -20 V, except during read, biasing
transistor Q1 in the on-condition. In addition, transistor Q 5 is reverse-biased
by about 4 V, determined by the voltage division between MOS devices Q 3 and Q4.
The STROBE signal is pulsed to -10 V just prior to read, reducing the reverse-
bias for transistor Q to about 0.5 V. In this two-crossover-per-bit memory
s}stem, bi-directional ,signals, corresponding to a binary 11 1" or 11011, appear at
the input to the sense amplifier. The detector is set to trigger on a positive
0.5-V pulse, since device Q 5 would be forward-biased. A negative signal would
keep transistor Q5 in its nonconducting state. Upon triggering, the impedance
of device Q 5 is low enough so that point 11 0" is "dragged" to the -10-V supply,
as 11 1" changes to ground potential.
Besides extracting the stored information appearing on the DATA-OUT line,
this information must also be regenerated, upon command. The DIGIT-WRITE signal,
which was at -10 V in its quiescent state, is pulsed to ground during the write-
in time. Depending on the state of the flip-flop, either device Q 14 or Q16 will
be conducting, saturating transistor Q15 or Q17, respectively. Therefore, a
current pulse is fed into either of two digit lineb. Figure 30 shows the current
path through the digit driver and the selected bipolar matrix stitch, transistor
Qq, which is operated unsaturated so that the digit current is its emitter
current. One of 15 unselected multiplex devices is represented by transistor Q4,
whose base is biased at -10 V. The magnitude of the current is given by
T	 V 	 Vbe	 Vice	 VS N -6.5 - 0.75 - 0.25 - - 10	 40 mA	 (6)
R1 	62
where Vb is the input base voltage and Vbe is the base-to-emitter voltage of
transistor Q 3 , VCe is the collector-to-emitter saturation voltage of transistor
Q2 (assumed to be 0.25 V), V S is the -10-V supply, and zkl is a precision current-
setting resistor. As in the word driver, the r,.urrent is insensitive to the betas 	 f
of Q2 and Q 3 . Values of digit current other ti-.1n 7.0 mA are achieved by changing
the value of Rl . Resistors R2 of Figures 29 a^4d ` V) ,K'UQW either transistor Q15
or Q17 to discharge at the end of the write 	 ^;,ul,ni.ng the digit-drive
current to zero. After the completion of Vr.: R h?;; l C , the KRSET line is pulsed to
-10 V and point "0" reverts back to grounGl	 :instead of regenerati ­^r
entry of new information may be desired. It is placed in the flip-flop by 	 }
pulsing the DATA-IN line to the -10-V supply. A split read-write cycle is
achieved by injecting a RESET and P`u_ i^ag DATA-IN after the read portio, of the
cycle.
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T'igure 30. Schematic of digit-drive system (MOS substrates
assumed grounded).
The digit drive system of Figure 30 was breadboarded and tested with non-
gold-doped n-p-n bipolar and the semi-integrated p-channel MOS transistors. For
test purposes each half of the digit line was approximated by a 200-n equivalent
resistance (a single 100-n resistor). The voltages at the collectors of
transistors Q 3 and Q4 (of Figure 30) are shown, for a pulsing DIGIT-WRITE
signal, in the oscillogram of Figure 31. A 4-V pulse, corresponding to 40 mA
through a 100-n resistor, appears at the collector of device Q 3 . As expected,
there is zero current flowing through the unselected Q 4 device.
Except for the coupling capacitor, C, and the two precision current-setting
resistors, R l , the entire circuit can be fabricated in monolithic form (using
the BIMOS process). It is estimated that the total power consumption in
standby, for the circuit of Figure 29 will be 20 to 30 mW. A complementary-
symmetry data flip-flop could be used to lower the quiescent power dissipation
still further and ,reduce the pellet size. However, the standby power consumed
by the flip-flop and digit driver is already relatively low compared with that
of the detector.
One approach to integrating the sense-digit regeneration loop would be
to fabricate a circuit containing the sense amplifier, digit driver, and data
register for a single bit or multiple bits, e.g., four or eight bits. However,
the work performed in this program indicates that there is a more efficient way
to partition the regeneration loops, namely by circuit function. The approach
would be to integrate arrays of bipolar linear amplifiers on one common. substrate.
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and BIMOS arrays of detectors, flip-flops, and digit drivers on another substrate.
The BIMOS multiplex devices would also be integrated in strips on a common
substrate So that they can become part of every fourth stack plane, as described
in Section II.
e
I
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V I . CONCLUSIONS AND RECOMMENDATIONS
The feasibility of producing a usable ferriLe lamin,'ILQ with reproducible
mechanical dimensions has been demonstrt ed. The overall shrinkvige^ from com-
pletely green 0hrough anneal, of all samples that could be measured varied
between 0. 1% and 4%; most of this variation occurred in binder burnout. The
ability to use solid conductors attached to a frame so as to waintain fixed
spacing compensates for small variations in sample dimensions. This can be
accomplished by pressuit-sintering.
For both compositions 3515 and 47, pressure-sintering; temperatures and /or
annealing tempor4atures required to produce acceptable magnetic charac-Ceristics
are in excess of Elie melting; point of gold. This precludes the possibility of
using solid gold conductora for the laminate at the present stage.
The packaging and interconnection techniques described in the report are
promising but need to be further developed to permit their successful use in
the construction of a reliable; memory system with the capability of being
repairable. This is true for both the magnetic stack and associated integrated
electronics.
Breadboard tests of critical circuit functions indicate that the circuits
synthesized are capable of interfacing with a laminated ferrite stack. Power
dissipation is reasonably low: less than 25 W for a 1.3 x 10 7 bit module at
2.5-µsec read-regenerate cycle time.
The operating word selection drive system that was designed looks very
attractive. The driver and decoder circuits incorporate both n-p-n bipolar and
p-channel enhancement MOS devices; the combination is compatible with present
I-C technology. The breadboarded word driver that simulates the integrated
version delivers a read pulse as high as 150 to 200 mA, followed by a write
pulse as high as 75 to 100 mA. The pulse rise-times and widths can be as low as
200 nsec. The 1024-output decoder, consisting of 33 binary decision trees,
exhibits a 500-nsec decoding time. The breadboard employed integrated arrays
of n-p-n transistors that were junction-isolated demonstrating the capability of
the n-p-n I-C process.
The level of BIMOS word-driver integration comprises strips of eig;at indi-
vidual word-drive circuits on a 160-mil by 70-mil silicon pellet. Several groups
of wafers have been processed with partial success. The problems which occurred
do not appear serious.
The sense-digit regeneration loop was designed with emphasis on reducing
power dissipation. In addition to sense amplifiers, digit drivers, and data
registers, the system uses a BIMOS multiplex arrangement to limit the length of
digit lines without requiring additional sense amplifiers or digit drivers. The
ac-coupled sense amplifier consists of a two-stage bipolar differential amplifier.
with a gain of nearly 600 at a standby power drain of 35 mW, feeding a BIMOS
strobed detector which would consume 20 to 30 rdW. For a 2.5-µsec cycle time the
assumed 20-mA digit current generates 31 mW of average power iii the terminating
resistors. Thus ,  an energized digit-sense system dissipates on the order of
'a
47
4 i
	 t E3
r 3 r	 3 V
V^Qk'^^^ 
t
fi'
C7
^„	 m^^J.Y f+hrrF 4't
100 mW per bit depth or 20 warts L'Or the 13-million bit module. This type of
integrated sense-digit electronics appears promising for a variety of appli-
cations.
Considerable testing of laminated ferrite memory cross sections has been
undertaken to ueLermina syso lm performance. The test data, part of which appears
in the literature (Refs. 3, 5), supports the memory characteristics outlined in
Section 11.
To give a 10 8 -bit, medium -speed, low-power ., laminated ferrite/BIMOS
electronics memory a firmor technical foundation will require effort as follows-,
(1) Reduction of pressure-sintering to a practical, low-cost process for
magnetic memory fabrication.
(2) investigation of other ferrite compositions which sinter at lower
temperatures, having the desired magnetic properties, to permit the
use of solid gold conductors.
(3) Development of beam lead-solder reflow ,  mass interconnection techniques.
(4) Achievement of BIMOS word-driver processing at economic yields.
(5) integration of BIMOS word-decoder trees.
(6) integration of BIMOS sense-digit regeneration loop.
(7) Systems testing, incorporating integrated-circuit cross sections with
magnetic stack cross sections.
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